Sheet (1, 2, 3, 4, 5, 6, 12, 13, 19, 20, 28)

Input/Output Organization

(4.1)

The input status bit in an interface circuit is cleared as soon as the input buffer is read? Why?

Solution :→

After reading ~~for~~ the input data, it is necessary to clear the input status flag SIN [0] before the program begins a new read operation.

(4.2)

address Bus = 16 bit = A_{15-0}



$7CA4_H$

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

0 1 1 1 1 1 0 0 1 0 1 0 0 1 0 0

XX

A10 1010
B11 1011
C12 1100
D13 1101
E14 1110
F15 1111

$7CA4_H$ =	0111 11	00	1010 0100	Device 1
$7DA4_H$ =	0111 11	01	1010 0100	Device 2
$7EA4_H$ =	0111 11	10	1010 0100	Device 3
$7FA4_H$ =	0111 11	11	1010 0100	Device 4

(4.4)

Subroutine

A subroutine is called by a program instruction to perform a function needed by the calling program.

تم فكرتها داخل أي برنامج وذلك بهدف أداء وظيفة معينة للبرنامج الرئيس عند طلبها.

Interrupt Service Routine (ISR)

- ISR is initiated by an event such as input operation or hardware error.
- The function it performes maynot be at related to the program being executed at the time of interruption.
- It must not affect any of the data or status information relating to that program.

ISR يتم تنفيذه عند حدوث أي عملية إدخال أو حدوث أي مشاكل في (Hardware)

ISR: الوظيفة التي تقوم بها ليس لها علاقة بالبرنامج الرئيس الذي تم مقاطعته أثناء وجوده في الـ (process)

ISR: لا يؤثر على أي (data) أو على (Status) بالبرنامج الرئيس.

(4.5) من هذا الفصل إتفقنا على أن الـ processor لا يستجيب لـ (Interrupt) إلا بعد أن يقوم بتنفيذ الأمر الذي يقوم بتنفيذه

ماذا إذا حدث وأستجاب (processor) إلى (Interrupt) في منتصف تنفيذ أمر معين ؟

Discuss Difficulties that may arise.

If execution of the interrupted instructions is to be completed after return from interrupt, a large amount of information needs to be saved. This includes the contents of any temporary registers, intermediate results, the address of the next instruction, ... etc

An alternative is to abort the interrupted instruction and start its execution from the begining after return from interrupt.

In this case ⟹

the results of an instruction must not be stored in register or memory location until it guaranteed that execution of the instruction will be completed without interruption.

إذا جاء Interrupt إلى الـ processor أثناء تنفيذ أمر معين فهناك حالتين ① يتم مقاطعة processor بعد إستكمال الأمر الذي ينفذه ففي هذه الحالة لابد من تخزين كمية كبيرة من البيانات مثل محتويات (Registers) والنتائج وعنوان الأمر التالي من التنفيذ

الحل الآخر ⟸ ② هو عند مقاطعة الـ(processor) الأمر الذي تم مقاطعته يتم إعادة مرة أخرى بعد الرجوع من المقاطعة وهنا لا نحتاج إلى تخزين أي شيء.

4.6

Problem: Three devices A, B, C

- Interrupt nesting for devices A an B is not allowed,
- But interrupt requests from C may be accepted while either A or B is being serviced.

Suggest different ways in which this can be accomplished in each of the following:

(a) the computer has one interrupt-request line

Solution



polling

IRQ ← interrupt request

IRQ [1] الجهاز الذي يطلب (Interrupt) نقوم بوضع
ويعطيه ال (Processor) على الجهاز بالترتيب الذي يحدده
IRQ=1 نقوم بخدمته وتنفيذ (ISR) الخاصة به

(b) we have 2 lines $INTR_1$, $INTR_2$
and $INTR_1$ (الأعلى أولوية) > $INTR_2$.

Solution



إذا طلب (request) C يخدم الأول ثم A ثم B
وتكون (B C A) لهم نفس الأولوية

4.12

Design a logic circuit to implement the priority shown in figure 4.8b



INTRi ← الاستجابة ← INTAi

Interrupt request — interrupt acknowledge

Note

priority $INTR_1 > INTR_2 > INTR_3$

Req

@ give a truth table for each of output

equations

$INTA_1 = INTR_1$

$INTA_2 = INTR_2 \cdot \overline{INTR_1}$ = 1 0 ؟

$INTA_3 = INTR_3 \cdot \overline{INTR_1} \cdot \overline{INTR_2}$ 0 0 1

INTR1	INTR2	INTR3	INTA1	INTA2	INTA3
0	0	0	0	0	0
0	0	1	0	0	1
0	1	0	0	1	0
0	1	1	0	1	0
1	0	0	1	0	0
1	0	1	1	0	0
1	1	0	1	0	0
1	1	1	1	0	0

(b) Logic circuits

- $INTA_1 = INTR_1$

- $INTA_2 = INTR_2 \cdot \overline{INTR_1}$

- $INTA_3 = INTR_3 \cdot \overline{INTR_1} \cdot \overline{INTR_2}$



(c) Yes, My design extended easily for more interrupt request lines.

(d) Add Inputs :-
modify circuit
when Decide : 1 (@ ↑) ⇒ $INTA_i = 1$
Reset : 0 (@ ↑) ⇒ $INTA_i = 0$

Design :-

Note :⇒ S-R flip flop



S	R	Q
0	0	No change
0	1	Reset Q=0
1	0	Set Q=1
1	1	Not allowed.

$$INTA_1 = INTR_1 \cdot \overline{Q_1} \cdot Decide$$
$$INTA_2 = INTR_2 \cdot \overline{Q_2} \cdot \overline{INTR_1} \cdot Decide$$
$$INTA_3 = INTR_3 \cdot \overline{Q_3} \cdot \overline{INTR_1} \cdot \overline{INTR_2} \cdot Decide$$



4-13

(هذه الصفحة بها الشكل فقط)

Design a circuit for rotating periority for selecting one of several requests based on their periority.

Input Lines (Request Lines)

REQ_1, REQ_2, REQ_3, REQ_4

periority of : $REQ_1 > REQ_2 > REQ_3 > REQ_4$

بعد ما بأخذ أي line منهم الخدمة يصير هو الأقل في الأولوية: مثلاً لما كان REQ_2 الخدمة يصير هو الأقل ويصير ترتيب الأولويات

$REQ_3 > REQ_4 > REQ_1 > REQ_2$



Design circuit should include

four Grant signals ⇒ GR1 through GR4

واحدة فقط منهن هي اللي بتصير لواحد لما جاءت (Decide) على دخل سيجنال pulse

Whole circuit

Inputs : REQ_1, REQ_2, REQ_3, REQ_4
Decide

output GR_1, GR_2, GR_3, GR_4.

solution



Circuit initialization

- one bit of Register A is equal to one which will be the output to the highest Peniority Line.

ex:



How the Circuit works :-

$REQ_1 = 1$

assume that REQ_1 takes the bus

$GR_1 = 1$, $E_1 = 0$

$\therefore GR_1 = 1 \quad \therefore A_1 = \overline{GR_1} = 0$

$$E_2 = \overline{A_1} \cdot (E_1 + REQ_1) \rightarrow E_2 = 1 \cdot (0+1) = 1$$

$$GR_2 = (E_2 \cdot REQ_2)^- \qquad GR_2 = (0 \cdot 1)^- = 1$$

2- equations $\Rightarrow$ Easy

$$E_{i+1} = \overline{A_i} \cdot (E_i + REQ_i)$$

$i = i+1 \bmod 4$

$$GR_{i+1} = E_{i+1} \cdot REQ_{i+1}$$

assume $i = 1$

$$E_2 = \overline{A_1}\,(E_1 + REQ_1)$$

$$GR_2 = E_2 \cdot REQ_2$$





4.14. The truth table for a priority encoder is given below.

1	2	3	4	5	6	7	IPL_2	IPL_1	IPL_0
0	0	0	0	0	0	0	0	0	0
1	0	0	0	0	0	0	0	0	1
x	1	0	0	0	0	0	0	1	0
x	x	1	0	0	0	0	0	1	1
x	x	x	1	0	0	0	1	0	0
x	x	x	x	1	0	0	1	0	1
x	x	x	x	x	1	0	1	1	0
x	x	x	x	x	x	1	1	1	1

A possible implementation for this priority circuit is as follows:

www.elsolucionario.net

4.19

Interrupt request Line ⇒ use open collector scheme, carries a signal that is the logical OR of the requests from all the devices connected to it.

Req:- is req, Generate a signal that indicates that all devices connected to the bus are ready.

Solution



$INTR = (INTR + INTR_2 + INTR_3 + \cdots INTR_n)$

- Each device pull the line down (closes a switch to a ground) when it is not ready
- It open the switches when it is ready
- Thus, the Line will be high when all devices are ready.

Switch

Ground

not ready

Interrupt request (INTR)=0

device

Ready

(Switch) open

switch open

INTR=1

4.20



what happen if two independent devices are connected to this line?

Solution

The request from one device may be masked by other because the processor may see only one device Request.



4.27. A larger distance means longer delay for the signals traveling between the processor and the input/output device. Primarily, this means that $t_2 - t_1$, $t_3 - t_2$ and $t_5 - t_3$ will increase. Since longer distances may also mean larger skew, the intervals $t_1 - t_0$ and $t_4 - t_3$ may have to be increased to cover worst-case differences in propagation delays.

In the case of Figure 4.24, the clock period must be increased to accommodate the maximum propagation delay.

4.28. A possible





www.elsolucionario.net